What the study found
The study found that a hardware-aware layout method called HAL can automate and optimize the placement and routing of arbitrary quantum low-density parity-check (qLDPC) codes for multilayer superconducting hardware. It also found that removing periodic boundaries from topological codes lowers hardware complexity, with only a moderate reduction in logical efficiency.
Why the authors say this matters
The authors conclude that many novel qLDPC codes may be realizable on near-term superconducting qubit hardware. They also say the results can inform future co-design of quantum devices and fault-tolerant architectures.
What the researchers tested
The researchers developed HAL, a robust, runtime-efficient heuristic algorithm for automating placement and routing in superconducting qubit hardware with multilayer routing and long-range coupling. Using HAL, they generated around 150 explicit layouts of qLDPC codes and studied codes with topological structure as well as highly nonlocal qLDPC code families.
What worked and what didn't
HAL was able to produce many explicit code layouts, including around 150 layouts overall. For topological codes, removing periodic boundaries reduced hardware complexity, but it also moderately reduced logical efficiency. The highly nonlocal qLDPC code families showed competitive tradeoffs between hardware complexity and logical efficiency.
What to keep in mind
The abstract does not provide detailed numerical results for the tradeoffs or the runtime performance of HAL. It also does not state experimental validation on physical hardware, so the summary is limited to the layouts and analyses described.
Key points
- HAL is a hardware-aware heuristic algorithm for placing and routing arbitrary qLDPC codes.
- The researchers generated about 150 explicit qLDPC code layouts using HAL.
- Removing periodic boundaries from topological codes lowered hardware complexity.
- That change came with only a moderate reduction in logical efficiency.
- Highly nonlocal qLDPC code families showed competitive hardware-efficiency tradeoffs.
Disclosure
- Research title:
- Hardware-aware layout improves placement of qLDPC codes
- Authors:
- M. Geo Mathews, Lukas Pahl, David Pahl, Vaishnavi L. Addala, Catherine Tang, William D. Oliver, Jeffrey A. Grover
- Institutions:
- ETH Zurich, Massachusetts Institute of Technology, Massachusetts Institute of Technology, Massachusetts Institute of Technology, Massachusetts Institute of Technology, Massachusetts Institute of Technology, Massachusetts Institute of Technology, Massachusetts Institute of Technology
- Publication date:
- 2026-04-24
- OpenAlex record:
- View
- Image credit:
- OJB Quantum, Wikimedia Commons, CC BY 4.0
Get the weekly research newsletter
Stay current with scholarly research without reading academic papers — one filtered digest, every Friday.